Home
資訊工程學系
course information of 103 - 1 | 1168 Advancec Logic Design(進階邏輯設計)

Taught In English1168 - 進階邏輯設計 Advancec Logic Design


教育目標 Course Target

1. Understanding Verilog HDL. 2. Able to analyze and design complex digital systems.1. understand Verilog HDL. 2. able to analyze and design complex digital systems.


課程概述 Course Description

This course is an extension of Digital Systems. Both the traditional and the modern methods of applying digital design and development techniques will be introduced.
This course is an extension of Digital Systems. Both the traditional and the modern methods of applying digital design and development techniques will be introduced.


參考書目 Reference Books

1. Digital Design An Embedded Systems Approach Using Verilog, Peter Ashenden, 2008 (Morgan Kaufmann)
2. Digital Systems Principles and Applications 10th ed., Tocci, 2007 (Pearson)
3. Fundamentals of Digital Logic with Verilog Design, 2nd ed., S. Brown and Z. Vranesic, 2008 (Mc Graw Hill)
1. Digital Design An Embedded Systems Approach Using Verilog, Peter Ashenden, 2008 (Morgan Kaufmann)
2. Digital Systems Principles and Applications 10th ed., Tocci, 2007 (Pearson)
3. Fundamentals of Digital Logic with Verilog Design, 2nd ed., S. Brown and Z. Vranesic, 2008 (Mc Graw Hill)


評分方式 Grading

評分項目 Grading Method 配分比例 Grading percentage 說明 Description
HomeworkHomework
homework
30
Midterm examMidterm exam
midterm exam
35
Final examFinal exam
final exam
35

授課大綱 Course Plan

Click here to open the course plan. Course Plan
交換生/外籍生選課登記 - 請點選下方按鈕加入登記清單,再等候任課教師審核。
Add this class to your wishlist by click the button below.
請先登入才能進行選課登記 Please login first


相似課程 Related Course

很抱歉,沒有符合條件的課程。 Sorry , no courses found.

Course Information

Description

學分 Credit:3-0
上課時間 Course Time:Friday/2,3,4[C103]
授課教師 Teacher:廖啟賢
修課班級 Class:資工系3,4
選課備註 Memo:資電組分組選修
This Course is taught In English 授課大綱 Course Plan: Open

選課狀態 Attendance

There're now 27 person in the class.
目前選課人數為 27 人。

請先登入才能進行選課登記 Please login first